GDC is part of the Informa Tech Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

GDC + VRDC 2019 Session Scheduler

View, browse and sort the ever-growing list of GDC sessions by pass type, track, format, and more! With Session Scheduler, create an account to build your own GDC schedule and access it anywhere, including on the GDC app, once live.

If you've registered for GDC, you can use the same login credentials. Adding a session to your schedule does not guarantee you a seat. Sessions do fill up, so please arrive early to sessions that you would like to attend.

AMD GPU Performance Revealed (Presented by AMD)

Amit Ben-Moshe  (SMTS Software Engineer, AMD)

Rodrigo Urra  (MTS Software Development Engineer, AMD)

Location: Room 3001, West Hall

Date: Wednesday, March 20

Time: 5:00 pm - 6:00 pm

Pass Type: All Access, GDC Conference + Summits, GDC Conference, GDC Summits, Expo Plus, Audio Conference + Tutorial, Indie Games Summit - Get your pass now!

Topic: Programming

Format: Sponsored Session

Vault Recording: Not Recorded

Audience Level: All

AMD provides and contributes to some of the best GPU optimization and debugging tools available in the graphics industry today. These include the Radeon GPU Profiler (RGP), Radeon GPU Analyzer (RGA), Microsoft(R) PIX and RenderDoc.

This presentation will introduce new features and demonstrate existing tools that empower developers with solutions for performance analysis and debugging. Come and see the latest RGP features that reveal the low-level performance of your DirectX(R)12, Vulkan, and OpenCL graphics applications. Build, analyze, and optimize your high-level shader code with the Radeon GPU Analyzer, and speed up with AMD's GPU support in PIX and RenderDoc.

Learn about new features and next-gen tools that will help you to attain the optimum performance on AMD GPUs.